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Abstract
Field programmable gate arrays (FPGAs) are 
becoming increasingly important implementation 
platforms for digital circuits. One of the necessary 
requirements to effectively utilize the FPGA’s fixed 
resources is an efficient placement and routing 
mechanism. This paper presents particle swarm 
optimization (PSO) for FPGA placement and routing. 
Preliminary results for the implementation of an 
arithmetic logic unit on a Xilinx FPGA show that PSO is 
a potential technique for solving the placement and 
routing problem. 
1. Introduction 
Placement is an NP-complete problem, thus new 
challenges arise from the continuous growth in the 
number of logic elements contained into commercial 
FPGAs. Since the solution space grows exponentially
with the size of the circuit, it is necessary to resort to 
efficient combinatorial optimization algorithms. 
Simulated annealing (SA) is a combinatorial optimization 
method known for the quality of solutions it provides in 
solving placement problems. SA algorithm consists of 
heating the system at high temperature, then lowering the 
temperature slowly until no further changes occur. 
Problem with SA is that the system must be close to 
equilibrium throughout the process, which demands a 
careful adjustment of the annealing schedule parameters. 
The limitation of routing resources is crucial. 
Optimizing for 100% wirability is often at odds with 
optimization for speed. Given the extremely granular, 
rigid nature of the routing resources here, optimizations 
for delay minimization are very difficult to estimate 
during placement, yet an overly conservative estimate 
may compromise overall routablility [1]. 
In this paper, the concept of PSO [2, 3] to solve FPGA 
placement and routing obtained from the Mentor Graphics 
technology mapping netlist file is presented. This is 
demonstrated on the implementation of an arithmetic 
logic unit (ALU) on a Xilinx FPGA. Preliminary results 
are presented to show the potential of the PSO. To the 
knowledge of the authors, this is first application of PSO 
algorithm for FPGA placement and routing. 
2. Particle Swarm Optimization 
Particle swarm optimization is a form of evolutionary 
computation technique [2]. The PSO starts with random 
initial population (particles) with random velocities which 
are flown through the problem space. The particles have 
memory and each particle keeps track of previous best 
position and corresponding fitness. The previous best 
value is called as ‘pbest’.  It also has another value called 
‘gbest’, which is the best value of all the particles pbest in 
the swarm. The basic concept of PSO technique lies in 
accelerating each particle towards its pbest and the gbest
locations at each time step. The velocity and position of 
the particles are changed according to equations (1) and 
(2) respectively. Vid and Xid represent the velocity and 
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where W is the inertia weight that controls the exploration 
and exploitation of the search space. c1 and c2, the 
cognition and social components respectively are the 
acceleration constants which changes the velocity of a 
particle towards the pbest and gbest .
3. PSO Placement and Routing
For the preliminary PSO based placement and routing 
work presented in this paper, the following assumptions 
are made: the distances between the CLBs are taken in 
terms of the normalized units; the input and output 
connections from the IOB ports are neglected and their 
distances are not considered; Congestion of the channels 
is not considered for routing; and all channels are of equal 
capacity.
The PSO based placement and routing is demonstrated 
on the implementation of a four bit ALU on a Xilinx 
XC4000 FPGA. A four bit ALU performing 32 functions 
[4]. There are 16 logical functions and 16 arithmetic 
functions. The Xilinx XC4000 FPGA contains 196 CLBs 
in a 14?14 matrix. A four bit arithmetic and logic unit 
(SN74181 ALU [4]) is implemented on Xilinx XC4000 
FPGA and its placement and routing are carried out using 
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Mentor Graphics.  The output of the netlist file uses 13 
CLBs to implement ALU. This netlist file is used in 
generating random placement and routing for use by PSO 
particles. 
Each PSO particle represents a Xilinx XC4000 FPGA 
with 14?14 CLBs. For the ALU implementation the 13 
CLBs are randomly placed on the FPGA and allowed to 
move within the 14?14 space. For this problem, the 
coordinates (row, column) of the 13 CLBs on the FPGA 
are taken as the “position vector” of each swarm particle. 
This means each particle’s position is matrix of 13?2. 
The fitness or performance function f of the particles is 
evaluated as the sum of the normalized distances of the 
respective connections between the CLBs where 
applicable.  For example, for an input to a CLB at 
location (row1, column1) from the output of a CLB at 
location (row2, column2), the fitness is given by f = 
(absolute (row1-row2) + absolute (column1-column2)).
The pbest of each particle stores the position vector 
(locations of all the 13 CLBs on the FPGA) where the 
fitness function is the lowest. The gbest stores the position 
vector (locations of all the 13 CLBs) with the lowest 
fitness function of the particle in the whole swarm. The 
pbest and the gbest are continuously updated whenever a 
position vector with a lower fitness is found for each 
particle and the swarm respectively. The gbest is the global 
optimal position vector for the FPGA placement and 
routing. Every pbest is a near optimal position vector after 
a number of PSO exploration for the FPGA placement 
and routing. 
4. Results 
A swarm of 25 particles is used to carry out the FPGA 
placement and routing for the ALU implementation 
described above. The PSO particles start with randomly 
initialized position vectors for the CLBs placement and 
routing on the FPGA. Figure 1 shows the position vector 
of the CLBs corresponding to the initial gbest of the swarm 
with a fitness of 302.  
A number of trials yielded a fitness of 91 on average 
over 5000 PSO explorations. Figure 2 shows the position 
vector of the gbest obtained after 1500 explorations on a 
given trial. This figure shows that when PSO is applied to 
choose optimal positions for the CLBs placement and 
routing, the CLBs have been found to be placed almost 
adjacent to each other. In this experiment, the CLBs’ 
positions are restricted from overlapping. If this 
restriction is removed, all the CLBs are found to overlap 
with the pbest and gbest fitness’s of the particles and the 
swarm respectively zero.  This proves that the PSO 
algorithm finds the global minimum for all the particles 
for the FPGA placement and routing problem. Therefore, 





































Fig. 1 Position vector of the CLBs corresponding to the 






















Fig. 2 Position vector of the CLBs corresponding to the 
gbest of the swarm after 1500 explorations 
5. Conclusions 
Preliminary results on the Xilinx FPGA have been 
presented to minimize the interconnection lengths 
between the CLBs using PSO. Future work is to include 
the minimization of the interconnection distances between 
the CLBs and the IOBs taking channel congestion into 
account.
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